

# Inhaltsverzeichnis

## Skalierbarkeit

|          |                                                                                                                                  |           |
|----------|----------------------------------------------------------------------------------------------------------------------------------|-----------|
| <b>1</b> | <b>Towards Buffers as a Scalable Alternative to Registers for Processor-Local Memory .....</b>                                   | <b>1</b>  |
|          | Julius Roob, Anoop Bhagyanath and Klaus Schneider                                                                                |           |
| <b>2</b> | <b>Energy-efficient Deployment of Deep Learning Applications on Cortex-M based Microcontrollers using Deep Compression .....</b> | <b>13</b> |
|          | Mark Deutel, Philipp Woller, Christopher Mutschler and Jürgen Teich                                                              |           |
| <b>3</b> | <b>Generator IP-reuse and Automated Infrastructure Generation for Model-based Full-Chip Generation .....</b>                     | <b>25</b> |
|          | Johannes Schreiner, Vasundhara Raje Gontia, Sebastian Prebeck and Wolfgang Ecker                                                 |           |

## Verifikation

|          |                                                                                                       |           |
|----------|-------------------------------------------------------------------------------------------------------|-----------|
| <b>4</b> | <b>Equivalence Checking of Majority-based Function Mapping on ReRAM Crossbars .....</b>               | <b>37</b> |
|          | Arighna Deb, Kamalika Datta and Rolf Drechsler                                                        |           |
| <b>5</b> | <b>Divider Verification Using Symbolic Computer Algebra and Delayed Don't Care Optimization .....</b> | <b>41</b> |
|          | Alexander Konrad, Christoph Scholl, Alireza Mahzoon, Daniel Große and Rolf Drechsler                  |           |

## Werkzeuge, Fallstudien und Hybride Systeme

|          |                                                                                                       |           |
|----------|-------------------------------------------------------------------------------------------------------|-----------|
| <b>6</b> | <b>Boolean Format Multitool for the Next Generation .....</b>                                         | <b>45</b> |
|          | Maximilian Heisinger                                                                                  |           |
| <b>7</b> | <b>Worst-Case Response Time Analysis of Earliest Deadline First in an Industrial Case Study .....</b> | <b>46</b> |
|          | Iwan Feras Fattohi, Christian Prehofer and Frank Slomka                                               |           |
| <b>8</b> | <b>Runtime Verification of Hybrid Systems with Affine Arithmetic Decision Diagrams .....</b>          | <b>54</b> |
|          | Hagen Heermann and Christoph Grimm                                                                    |           |

## Zertifizierung

|           |                                                                                      |           |
|-----------|--------------------------------------------------------------------------------------|-----------|
| <b>9</b>  | <b>Efficient Proof Checking with LRAT in CaDiCal (<i>Work in Progress</i>) .....</b> | <b>64</b> |
|           | Florian Pollitt, Mathias Fleury and Armin Biere                                      |           |
| <b>10</b> | <b>Stratified Certification for k-Induction .....</b>                                | <b>68</b> |
|           | Emily Yu, Nils Froleyks, Armin Biere and Keijo Heljanko                              |           |

## RISC-V

- 11 How We Learned to Stop Worrying and Build a RISC-V VP with only one Microcode Instruction..... 70**  
 Lucas Klemmer, Sonja Gurtner and Daniel Grosse
- 12 Towards a Rocket Chip Based Implementation of the RISC-V GPC Architecture..... 73**  
 Lars Luchterhandt, Tom Nelliuss, Robert Beck, Rainer Dömer, Pascal Kneuper, Wolfgang Mueller and Babak Sadiye
- 13 Towards Comprehensive Verification of Hardware and Software for RISC-V based Embedded Systems ..... 80**  
 Niklas Bruns, Sallar Ahmadi-Pour, Sören Tempel and Rolf Drechsler

## Testen

- 14 Extended Abstract: Data-Driven Test Generation for Black-Box Systems From Learned Decision Tree Models..... 84**  
 Swantje Plambeck and Goerschwin Fey
- 15 Fuzz-Testing of SpinalHDL Designs..... 86**  
 Katharina Ruep and Daniel Große

## Sicherheit

- 16 Security Validation of VP-based Heterogeneous Systems: A Completeness-driven Perspective..... 88**  
 Ece Nur Demirhan Coskun, Muhammad Hassan and Rolf Drechsler
- 17 Formal Verification of Data-Obliviousness in Hardware ..... 92**  
 Lucas Deutschmann, Johannes Müller, Mohammad R. Fadiheh, Dominik Stoffel and Wolfgang Kunz
- 18 UPEC-PN: Exhaustive constant time verification of low-level software using property checking..... 96**  
 Philipp Schmitz, Johannes Müller, Christian Bartsch, Dominik Stoffel and Wolfgang Kunz